| Low power multiplication for FIR filters.doc |
Download |
| Low power multiplication for FIR filters.pdf |
Download |
| Low power multiplication for FIR filters.ppt |
Download |
| Low power multiplication for FIR filters.txt |
Download |
| Low power multiplication for FIR filters.lit |
Download |
| Low power multiplication for FIR filters.prc |
Download |
| Low power multiplication for FIR filters.pdb |
Download |
| Low power multiplication for FIR filters.rb |
Download |
| Low power multiplication for FIR filters.chm |
Download |
| Minimization of dynamic and static power through joint assignment of threshold voltages and sizing optimization.doc |
Download |
| Minimization of dynamic and static power through joint assignment of threshold voltages and sizing optimization.pdf |
Download |
| Minimization of dynamic and static power through joint assignment of threshold voltages and sizing optimization.ppt |
Download |
| Minimization of dynamic and static power through joint assignment of threshold voltages and sizing optimization.txt |
Download |
| Minimization of dynamic and static power through joint assignment of threshold voltages and sizing optimization.lit |
Download |
| Minimization of dynamic and static power through joint assignment of threshold voltages and sizing optimization.prc |
Download |
| Minimization of dynamic and static power through joint assignment of threshold voltages and sizing optimization.pdb |
Download |
| Minimization of dynamic and static power through joint assignment of threshold voltages and sizing optimization.rb |
Download |
| Minimization of dynamic and static power through joint assignment of threshold voltages and sizing optimization.chm |
Download |
| Design of a branch-based 64-bit carry-select adder in 0.18 µm partially depleted SOI CMOS.doc |
Download |
| Design of a branch-based 64-bit carry-select adder in 0.18 µm partially depleted SOI CMOS.pdf |
Download |
| Design of a branch-based 64-bit carry-select adder in 0.18 µm partially depleted SOI CMOS.ppt |
Download |
| Design of a branch-based 64-bit carry-select adder in 0.18 µm partially depleted SOI CMOS.txt |
Download |
| Design of a branch-based 64-bit carry-select adder in 0.18 µm partially depleted SOI CMOS.lit |
Download |
| Design of a branch-based 64-bit carry-select adder in 0.18 µm partially depleted SOI CMOS.prc |
Download |
| Design of a branch-based 64-bit carry-select adder in 0.18 µm partially depleted SOI CMOS.pdb |
Download |
| Design of a branch-based 64-bit carry-select adder in 0.18 µm partially depleted SOI CMOS.rb |
Download |
| Design of a branch-based 64-bit carry-select adder in 0.18 µm partially depleted SOI CMOS.chm |
Download |
| High-level power estimation and the area complexity of Boolean functions.doc |
Download |
| High-level power estimation and the area complexity of Boolean functions.pdf |
Download |
| High-level power estimation and the area complexity of Boolean functions.ppt |
Download |
| High-level power estimation and the area complexity of Boolean functions.txt |
Download |
| High-level power estimation and the area complexity of Boolean functions.lit |
Download |
| High-level power estimation and the area complexity of Boolean functions.prc |
Download |
| High-level power estimation and the area complexity of Boolean functions.pdb |
Download |
| High-level power estimation and the area complexity of Boolean functions.rb |
Download |
| High-level power estimation and the area complexity of Boolean functions.chm |
Download |
| FSM--based power modeling of wireless protocols: the case of bluetooth.doc |
Download |
| FSM--based power modeling of wireless protocols: the case of bluetooth.pdf |
Download |
| FSM--based power modeling of wireless protocols: the case of bluetooth.ppt |
Download |
| FSM--based power modeling of wireless protocols: the case of bluetooth.txt |
Download |
| FSM--based power modeling of wireless protocols: the case of bluetooth.lit |
Download |
| FSM--based power modeling of wireless protocols: the case of bluetooth.prc |
Download |
| FSM--based power modeling of wireless protocols: the case of bluetooth.pdb |
Download |
| FSM--based power modeling of wireless protocols: the case of bluetooth.rb |
Download |
| FSM--based power modeling of wireless protocols: the case of bluetooth.chm |
Download |
| Conditional pre-charge techniques for power-efficient dual-edge clocking.doc |
Download |
| Conditional pre-charge techniques for power-efficient dual-edge clocking.pdf |
Download |
| Conditional pre-charge techniques for power-efficient dual-edge clocking.ppt |
Download |
| Conditional pre-charge techniques for power-efficient dual-edge clocking.txt |
Download |
| Conditional pre-charge techniques for power-efficient dual-edge clocking.lit |
Download |
| Conditional pre-charge techniques for power-efficient dual-edge clocking.prc |
Download |
| Conditional pre-charge techniques for power-efficient dual-edge clocking.pdb |
Download |
| Conditional pre-charge techniques for power-efficient dual-edge clocking.rb |
Download |
| Conditional pre-charge techniques for power-efficient dual-edge clocking.chm |
Download |
| Optimal body bias selection for leakage improvement and process compensation over different technology generations.doc |
Download |
| Optimal body bias selection for leakage improvement and process compensation over different technology generations.pdf |
Download |
| Optimal body bias selection for leakage improvement and process compensation over different technology generations.ppt |
Download |
| Optimal body bias selection for leakage improvement and process compensation over different technology generations.txt |
Download |
| Optimal body bias selection for leakage improvement and process compensation over different technology generations.lit |
Download |
| Optimal body bias selection for leakage improvement and process compensation over different technology generations.prc |
Download |
| Optimal body bias selection for leakage improvement and process compensation over different technology generations.pdb |
Download |
| Optimal body bias selection for leakage improvement and process compensation over different technology generations.rb |
Download |
| Optimal body bias selection for leakage improvement and process compensation over different technology generations.chm |
Download |
| Microprocessor pipeline energy analysis.doc |
Download |
| Microprocessor pipeline energy analysis.pdf |
Download |
| Microprocessor pipeline energy analysis.ppt |
Download |
| Microprocessor pipeline energy analysis.txt |
Download |
| Microprocessor pipeline energy analysis.lit |
Download |
| Microprocessor pipeline energy analysis.prc |
Download |
| Microprocessor pipeline energy analysis.pdb |
Download |
| Microprocessor pipeline energy analysis.rb |
Download |
| Microprocessor pipeline energy analysis.chm |
Download |
| The impact of variability on power.doc |
Download |
| The impact of variability on power.pdf |
Download |
| The impact of variability on power.ppt |
Download |
| The impact of variability on power.txt |
Download |
| The impact of variability on power.lit |
Download |
| The impact of variability on power.prc |
Download |
| The impact of variability on power.pdb |
Download |
| The impact of variability on power.rb |
Download |
| The impact of variability on power.chm |
Download |
| Full-chip sub-threshold leakage power prediction model for sub-0.18 µm CMOS.doc |
Download |
| Full-chip sub-threshold leakage power prediction model for sub-0.18 µm CMOS.pdf |
Download |
| Full-chip sub-threshold leakage power prediction model for sub-0.18 µm CMOS.ppt |
Download |
| Full-chip sub-threshold leakage power prediction model for sub-0.18 µm CMOS.txt |
Download |
| Full-chip sub-threshold leakage power prediction model for sub-0.18 µm CMOS.lit |
Download |
| Full-chip sub-threshold leakage power prediction model for sub-0.18 µm CMOS.prc |
Download |
| Full-chip sub-threshold leakage power prediction model for sub-0.18 µm CMOS.pdb |
Download |
| Full-chip sub-threshold leakage power prediction model for sub-0.18 µm CMOS.rb |
Download |
| Full-chip sub-threshold leakage power prediction model for sub-0.18 µm CMOS.chm |
Download |
